Aktuelles

Durchsuchen Sie alle Beiträge in der Kategorie Aktuelles.

163 bis 168 von 200

01FEB. 2016
Aktuelles
01.02.2016: Dagstuhl Seminar 16052 „Dark Silicon: From Embedded to HPC Systems“
31.01.-03.02.2016 Prof. Dr. Gerndt (TUM), Sri Parameswaran (UNSW – Sydney, AU), Barry L. Rountree (LLNL – Livermore, US) und Prof. Dr.-Ing. Glaß (FAU) organisierten und koordinierten das Dagstuhl Seminar 16052 „Dark Silicon: From Embedded to HPC Systems“. The goal of this Dagstuhl Seminar is to bring together experts from the different domains and to discuss […]
Mehr lesen über 01.02.2016: Dagstuhl Seminar 16052 „Dark Silicon: From Embedded to HPC Systems“
29JAN. 2016
Aktuelles
29.01.2016: Gastvortrag „Elastic Computing – Towards a New Paradigm for Distributed Systems“
Prof. Schahram Dustdar, TU Wien, hielt im Rahmen des SFB/TRR89 „InvasIC“-Seminars an der FAU einen interessanten Vortrag.
Mehr lesen über 29.01.2016: Gastvortrag „Elastic Computing – Towards a New Paradigm for Distributed Systems“
19JAN. 2016
Aktuelles
19.01.2016: Invited keynote talk „Symbolic Loop Parallelization for Adaptive Multi-Core Systems – Recent Advances and Benefits“
Prof. Dr.-Ing. Jürgen Teich hielt seinen Keynote-Vortrag „Symbolic Loop Parallelization for Adaptive Multi-Core Systems – Recent Advances and Benefits“ im Rahmen des IMPACT-Workshops 2016 in Prag, Tschechien. With the advent of heterogeneous many-core systems including GPUs and coupled with CPUs and coarse-grain accelerator processor arrays, massively parallel computing on-a-chip is becoming more and more […]Prof. Dr.-Ing. Jürgen Teich hielt seinen Keynote-Vortrag „Symbolic Loop Parallelization for Adaptive Multi-Core Systems – Recent Advances and Benefits“ im Rahmen des IMPACT-Workshops 2016 in Prag, Tschechien. With the advent of heterogeneous many-core systems including GPUs and coupled with CPUs and coarse-grain accelerator processor arrays, massively parallel computing on-a-chip is becoming more and more […]
Mehr lesen über 19.01.2016: Invited keynote talk „Symbolic Loop Parallelization for Adaptive Multi-Core Systems – Recent Advances and Benefits“
18JAN. 2016
Aktuelles
18.1.2016: Invited keynote talk „The Role of Restriction and Isolation for Increasing the Predictability of MPSoC Stream Processing“
Prof. Dr.-Ing. Jürgen Teich präsentierte seinen Keynote-Vortrag „The Role of Restriction and Isolation for Increasing the Predictability of MPSoC Stream Processing“ im Rahmen des RAPIDO 2016-Workshops in Prag, Tschechien. Resource sharing and interferences of multiple threads of one, but even worse between multiple application programs running concurrently on a Multi-Processor System-on-a-Chip (MPSoC) today make […]Prof. Dr.-Ing. Jürgen Teich präsentierte seinen Keynote-Vortrag „The Role of Restriction and Isolation for Increasing the Predictability of MPSoC Stream Processing“ im Rahmen des RAPIDO 2016-Workshops in Prag, Tschechien. Resource sharing and interferences of multiple threads of one, but even worse between multiple application programs running concurrently on a Multi-Processor System-on-a-Chip (MPSoC) today make […]
Mehr lesen über 18.1.2016: Invited keynote talk „The Role of Restriction and Isolation for Increasing the Predictability of MPSoC Stream Processing“
18DEZ. 2015
Aktuelles
18.12.2015: Promotion M. Sc. Srinivas Boppu „Code Generation for Tightly Coupled Processor Arrays“
Die Promotion von M.Sc. Srinivas Boppu mit dem Thema „Code Generation for Tightly Coupled Processor Arrays / Codegenerierung für eng gekoppelte Prozesorfelder“ fand am 18.12.2015 bei uns am Lehrstuhl statt.
Mehr lesen über 18.12.2015: Promotion M. Sc. Srinivas Boppu „Code Generation for Tightly Coupled Processor Arrays“
27NOV. 2015
Aktuelles
27.11.2015: InvasIC-Seminar „Energy-Efficient Algorithms“
Im Rahmen des InvasIC-Seminars hielt Prof. Dr. Susannne Albers, TU München, den Vortrag „Energy-Efficient Algorithms“ an der FAU.
Mehr lesen über 27.11.2015: InvasIC-Seminar „Energy-Efficient Algorithms“