Navigation

Daniel Ziener

    Curriculum Vitæ

    March 31, 1978 born in Alzenau i.Ufr., Germany
    09/1994 – 07/1997 Apprenticeship at Petri AG, Germany,
    Electrical Engineering
    09/1997 – 07/1998 Berufsoberschule Aschaffenburg, Germany
    Degree: Fachhochschulreife / Fachrichtung Technik
    09/1998 – 08/2002 University of Applied Sciences Aschaffenburg
    Study Course: Electrical Engineering and Information Technology (Microelectronics)
    09/2000 – 02/2001 Internship at IBM Deutschland Research & Development GmbH, Germany,
    Topic: SRAM model verification
    08/2002 Diploma degree in Electrical Engineering and Information Technology, University of Applied Sciences Aschaffenburg, Germany
    09/2002 – 03/2003 Research Associate at the University of Applied Sciences Aschaffenburg, Germany
    05/2003 – 06/2009 Research Associate at the Fraunhofer Institute for Integrated Circuits (IIS), Electronic Imaging Department, Germany
    Topic: Design and implementation of high speed FPGA cores for image and signal processing
    10/2003 – 02/2011 Research Associate at the Chair of Hardware/Software Co-Design (Informatik 12), Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany
    07/2010 Dr.-Ing. degree in Computer Science, Friedrich-Alexander-Universität Erlangen-Nürnberg, Erlangen, Germany
    Thesis: Techniques for Increasing Security and Reliability of IP Cores Embedded in FPGA and ASIC Designs
    06/2010 – 10/2015 Head of the Reconfigurable Computing Group at the Chair of Hardware/Software Co-Design (Informatik 12), Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany
    since 03/2011 Akademischer Rat at the Chair of Hardware/Software Co-Design (Informatik 12) , Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany
    09/2015 – 10/2015 Research Fellow at Xilinx Research, Dublin, Ireland
    10/2015 – 03/2017 Substitute Professor, Hamburg University of Technology, Hamburg, Germany
    12/2017 Habilitation (Dr.-Ing. habil.), Friedrich-Alexander-Universität Erlangen-Nürnberg, Erlangen, Germany
    Thesis: Improving Reliability, Security, and Efficiency of Reconfigurable Hardware Systems

    Professional Activities

    Program Committees

    • International Conference on Field Programmable Logic and Applications (FPL), 2011 – 2017
    • Design, Automation and Test in Europe (DATE), 2015 – 2018
    • International Conference on ReConFigurable Computing and FPGAs (Reconfig), 2011 – 2017
    • Southern Programmable Logic Conference (SPL), 2012, 2014, 2016
    • International Workshop on FPGAs for Aerospace Applications, 2015

    Track Chair

    • International Conference on Field Programmable Logic and Applications (FPL), 2012

    Workshops and Tutorials Organization

    • Workshop: FPGAs for Software Programmers (FSP) (co-located with FPL), 2014, 2015
    • Tutorial: Partial Reconfiguration of FPGAs in Practice – Tools and Applications (co-loacted with ARCS), 2012

    Journal Reviewer

    • ACM Transactions on Design Automation of Electronic Systems}
    • ACM Transactions on Embedded Computing Systems
    • ACM Transactions on Reconfigurable Technology and Systems
    • Design Automation for Embedded Systems
    • Elsevier Journal for Microprocessors and Microsystems
    • Elsevier Journal of Parallel and Distributed Computing
    • IEEE Design & Test
    • IEEE Transactions on Computers
    • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
    • IEEE Transactions on Very Large Scale Integration Systems
    • IET Journal on Computers & Digital Techniques
    • Journal of Supercomputing

    Research Interests

    • Partial dynamic reconfiguration of FPGAs
    • Efficient usage of FPGA structures
    • Design of signal processing FPGA cores
    • Reliable and fault tolerant embedded systems
    • Secure embedded systems
    • IP core watermarking

    Teaching

    Courses

    • Computer Science for Mechanical Engineers I
      Winter semester 2015/16 — 2016/17
    • Computer Science for Mechanical Engineers II
      Summer semester 2016
    • Reconfigurable Computing
      Winter semester 2010/11 — 2014/15, 2017/18
    • Security in Embedded Hardware
      Summer semester 2013 — 2015, 2017
      Winter semester 2016/17
    • Online course: FPGA-Online Advanced Course (VHDL)
      Summer semester 2012 — 2015
      Winter semester 2012/13 — 2014/15

    Tutorials

    • Security in Embedded Hardware
      Summer semester 2013 — 2015, 2017
      Winter semester 2016/17
    • Elektronik Programmierbarer Digitalsysteme
      Winter semester 2011/12 — 2014/15

    Labs

    • SoC-Entwurf
      Summer semester 2011 — 2015, 2017
      Winter semester 2010/11 — 2014/15
    • Entwicklung interaktiver eingebetteter Systeme
      Winter semester 2011/12 — 2014/15

    Publications

    Awards

    • Best Paper Award: FPT 2006, ReConFig 2016
    • Best Application Paper Award: AHS 2015
    • Best Paper Candidate: CODES+ISSS 2011

    2018

    2017

    2016

    2015

    2014

    2013

    2012

    2011

    2010

    2009

    2008

    2007

    2006

    2005